Start Submission Become a Reviewer

Reading: Implementation of data cache block (DCB) in shared processor using field-programmable gate a...

Download

A- A+
Alt. Display

Research Communications

Implementation of data cache block (DCB) in shared processor using field-programmable gate array (FPGA)

Authors:

R Karthick ,

Sethu Institute of Technology, IN
About R
Department of Electronics and Communication Engineering
X close

P Meenalochini

Department of Electrical and Electronics Engineering, IN
About P
Sethu Institute of Technology
X close

Abstract

This research deals with a novel dynamic reconfi gurable multiprocessor technique combined with a system-on-chip (SOC) and provides continuous transition activities in a digital environment. It also provides transition noise in the frequency domain than time domain. The reconfi gurable model achieves optimal output in terms of area and latency. A two tier implementation, which is based on chip clock scheduling is proposed. To develop and eliminate crystal noise, this research develops two diff erent logics i.e., consumption of current and settling time. Here, data cache block (DCB) is used to control all other operations. The proposed work is used to minimize power consumption through an inverter amplifier and a shared processor is used to reduce the system cost and increases performance.

How to Cite: Karthick, R. and Meenalochini, P., 2020. Implementation of data cache block (DCB) in shared processor using field-programmable gate array (FPGA). Journal of the National Science Foundation of Sri Lanka, 48(4).
Published on 20 Dec 2020.
Peer Reviewed

Downloads

comments powered by Disqus